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Ultra-thin Junctionless Nanowire FET Model,
Including 2D Quantum Confinements
Danial Shafizade, Majid Shalchian, and Farzan Jazaeri
Abstract—In this paper, we develop an explicit model to
predict the DC electrical behavior in ultra-thin surrounding
gate junctionless nanowire FET. The proposedmodel takes
into account 2D electrical and geometrical confinements of
carrier charge density within few discrete sub-bands. Com-
bining a parabolic approximation of the Poisson equation,
first order perturbation theory for the Schrdinger subband
energy eigenvalues, and Fermi-Dirac statistics for the con-
fined carrier density leads to an explicit solution of the
DC characteristic in ultra-thin junctionless devices. Validity
of the model has been verified with technology computer-
aided design simulations. The results confirms its validity
for all regions of operation, i.e., from deep depletion to
accumulation and from linear to saturation. This represents
an essential step toward analysis of circuits based on
junctionless nanowire devices.
Index Terms—Gate-All-Around FETs, Junctionless FETs,
Nanowire FETs, Quantum Well, Ultra-thin Body Silicon on
Insulator (UTBSOI).
I. INTRODUCTION
JUNCTIONLESS (JL) Silicon Nanowire FETs used heavilydoped channel to relax several critical fabrication steps
and to obviate formation of source/channel and drain/channel
junctions, which degrade the performance of short channel
devices [1]. To deploy full advantages of Gate-All-Around
(GAA) JL devices, several compact model have been proposed
so far. Particularly in [2], [3], we developed a charge-based
model, using Poisson-Boltzmann equations to model planar
and cylindrical junctionless field effect transistors (JLFETs).
This model, works for JLFETs with the channel thicknesses
down to 10 nm and the device characteristics are well-captured
by the proposed model. Nevertheles, this model neglects
charge quantization into discrete subband, which is not a
valid assumption as channel size decrease below 10 nm. As
demonstrated in Fig. 1, the classic charge-based model in [3]
fails to predict the charge density in the channel thickness of
TSC = 4 nm.
To accurately capture the quantization effect, a coupled
Poisson-Schro¨dinger equation (PS) needs to be solved self-
consistently.This is a time-consuming calculation method and
computationally not suitable for compact modeling purposes.
Another work [4] proposed to incorporate the influence of
charge quantization as a shift in the DC characteristics. How-
ever, due to the coupling between Poisson and Schro¨dinger
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Fig. 1: logarithmic drain current versus the effective gate voltage for different
VDS . Solid lines: classic charge-based model [3]. symbols: TCAD simulation
based on the classic Boltzmann statistics. Dashed lines: TCAD simulations
based on PoissonSchrdinger. tox = 2 nm, Tsc = 4, 10 nm, ND = 10
19
cm−3, Vch = 0 V
equations, this shift varies with the gate to source voltage and
therefore this method is not valid in all regions of operation.
Lately, taking into account 1D quantum confinement, we
developed an analytical approach for ultra-thin junctionless
double-gate FETs, which introduces a zero order approxima-
tion in the wave-functions and a first order correction for the
confined energies in all the regions of operation [5]. In this
context, extending the proposed approach we derive an explicit
model for junctionless GAA nanowire FET with ultra-thin
rectangular cross section.
II. DEVICE STRUCTURE AND MODEL DERIVATION
We assume an n-type junctionless nanowire GAA with a
rectangular cross section perpendicular to Z direction, shown
in Fig. 2(a) where both the channel thickness (along vertical
direction, i.e. Y ) and the channel width (along lateral direction,
i.e. X) are equal to Tsc and the gate oxide thickness is tox
all around the silicon channel. The silicon channel is doped
uniformly with a high level of donor concentration i.e. ND
and other physical parameters are given in Table I, used in the
model derivations and TCAD simulations. The principle of
operation for junctionless devices is different from the regular
junction-based double-gate device as the current flows through
the volume instead of Si−SiO2 interfaces [6]. A junctionless
nanowire FET transistor has three modes of operation [2]:
While the gate to source potential, i.e. VGS , is below the
flat-band condition at the source terminal, i.e. VFB,S device
operates in depletion mode. Whereas VGS is above the flat-
band condition at the drain terminal, i.e. VFB,D device is
in the accumulation region. A peculiar situation inherent to
junctionless FETs is when depletion and accumulation coexist
inside the channel, what is called hybrid channel state [2].
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TABLE I: Physical Parameters of GAA JL Nanowire FET used in the TCAD
simulations and Model derivations
Parameter Symbol Value
Channel Doping ND 10
19 cm−3
Channel Thickness Tsc 3− 5 nm
Oxide Thickness tox 1 nm
Channel Width LG 1.2 µm
Permittivity in Vacuum εo 8.85×10
−12 F/m
Silicon Permittivity εsi 11.7εo
Silicon Oxide Permittivity εox 3.9εo
longitudinal Effective mass ml 0.916mo
Transverse Effective mass mt 0.19mo
Silicon Band Gap Eg 1.12 eV
Gate Work Function ∆φm 4.8 eV
Conduction Band effective DoS Nc 2.8×10
19 cm−3
Valence Band Effective DoS Nv 1.04×10
19 cm−3
Silicon Intrinsic Carrier Density ni 1.45×10
10 cm−3
Temperature T 300◦ K
Mobility µn 90.5 cm
−3/V.S
Thermal Voltage vt 0.025 V
This happens when part of the channel near the source is in
depletion whereas it turns into accumulation near the drain.
In the following section, applying the proposed treatment
in [7] for 2D carrier confinement, the electrostatic potential
profiles are accurately predicted in junctionless GAA nanowire
FET for 3 to 5 nm silicon thicknesses.
III. ELECTROSTATICS IN ULTRATHIN JUNCTIONLESS
GAA NANOWIRE FETS
The 3D electrostatic potential distribution obtained from the
TCAD simulation results is shown in Fig. 2(b) for VGS = 0.3
V and 4 nm channel thickness doped at 1019cm−3. Here, we
propose to follow the same approach in [8], and to assume
a parabolic approximation for the 2D potential distribution
ψ(x, y) in lateral and vertical directions in an ultra-thin junc-
tionless GAA (for both depletion and accumulation regions).
Therefore, the parabolic approximation can be expressed as:
ψ(x, y)=ψs−2(ψs−ψc)
[
x
Tsc
(
1−
x
Tsc
)
+
y
Tsc
(
1−
y
Tsc
)]
(1)
as shown in Fig. 2(c) ψc and ψs are respectively the electro-
static potentials at the center and corners of the rectangular
channel. In addition, the boundary conditions arising from
the continuity of the displacement vectors at the four silicon-
insulator interfaces of the square cross section give the total
semiconductor charge per unit length: Qsc = 4εsiEscTsc,
where Esc is the magnitude of the electric field, obtained from
(1). Therefore,
Qsc = −4εsiTsc
∂ψ(x, y)
∂y
∣∣∣∣
int
= 8εsi∆V, (2)
where ∆V = ψs−ψc is directly proportional to Qsc. The
total charge density is shared among four silicon-insulator
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Fig. 2: (a) 3D view of the junctionless GAA nanowire FET (b) Potential
distribution across the channel cross section, for VGS = 0.3 V and Tsc = 4
nm predicted by the model and validated by TCAD simulation results (c)
Potential, and (d) Energy band-diagram across the diagonal of the square
cross section.
capacitors around the channel and an average voltage drop
over the gate oxide barrier is defined by V¯ox = Qsc/4CoxTsc
where Cox=εox/tox corresponds to the gate oxide capacitance
per unit area. On the other hand, Vox varies along the channel
interface, leading to
Vox(y) + ψ(0, y) = Vox(x) + ψ(x, 0) = VGS −∆φms. (3)
To account for this and to obtain ψs, we integrate (3) around
each corner of the rectangle. For instance, once integrating (3)
at x = 0 and y = 0 from y = 0 to y = Tsc/2 over y-axis
and from x = 0 to x = Tsc/2 over the x-axis leads to the
following expression for V¯ox:
V¯ox=VGS−∆φms−
1
Tsc


Tsc
2∫
0
ψ(0, y)dy+
Tsc
2∫
0
ψ(x, 0)dx

 (4)
By substituting the terms of ψ(x, 0) and ψ(0, y) obtained from
(1) into (4), we get V¯ox, leading to a key relation between ψs,
VGS and ∆V :
ψs = VGS −∆φms +∆V
(
1
3
− 2
Csi
Cox
)
(5)
where Csi = εsi/Tsc corresponds to semiconductor capaci-
tance per unit area. Next, relying on the 1st order perturbation
theory, we formulate the charge quantization in discrete sub-
bands. Due to two-dimensional (2D) geometrical and electri-
cal confinements in ultra-thin nanowire, mobile charges are
confined in discrete sub-bands which are the solutions of the
Schro¨dinger equation in the x, y plane. An analytical solution
can be obtained by assuming an ideal infinite potential well
boundary condition at Si-SiO2 interface along with the 1st
order perturbation potential inside the channel. For zero order
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Fig. 3: (a) Surface potential ψs and Center Potential ψc as functions of
electrostatic potential for Tsc = 3 nm (b)∆V as a function of gate voltage for
channel thicknesses of 3, 4 and 5 nm Solid lines: proposed model. symbols:
TCAD simulation.
solution, sub-bands energies and wave-functions are given by:
Ek,nx,ny =
~
2pi2n2x
2m∗kxT
2
sc
+
~
2pi2n2y
2m∗kyT
2
sc
, (6)
Ψ(x, y) =
√
2
Tsc
sin
(
pinxx
Tsc
)
+
√
2
Tsc
sin
(
pinyy
Tsc
)
, (7)
where Ψ is the 2D wave function, and ψ(x, y) is the 2D
electrostatic potential in the channel and m∗kx and m
∗
ky are
electron effective mass which depends on silicon orientation.
In case of < 100> orientation, three different series must be
considered to properly account for 6 valleys of the effective
mass ellipsoid. (m∗kx,m
∗
ky) = (ml,mt), (mt,ml), (mt,mt),
ml = 0.916m0 and mt = 0.19m0 are the longitude and
transversal effective mass of electron in silicon, respectively.
nx and ny are the quantum numbers for x and y directions
that starting from (nx, ny) = (1, 1) which is the first sub-band.
For the first sub-band, due to the degeneracy of 6 valleys in
two groups, only two degenerate energy levels exist. The first
order correction to the energy eigenvalues is computed using
the time-independent perturbation theory:
Epnx,ny = q
Tsc∫
0
Tsc∫
0
{
[Ψ(x, y)]∗ ψ(x, y)[Ψ(x, y)]
}
dxdy. (8)
Replacing ψs obtained from (5) into (1), and the resulting
ψ(x, y) in (8), the integral can be solve analytically and the
first order correction of sub-band energies is obtained as a
function of ∆V , given by
Epny,nx = q∆V
(
2
3
+
1
n2xpi
2
+
1
n2ypi
2
)
. (9)
The total energy arising from geometrical and electrical
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Fig. 4: 1st sub-band energy levels from the reference of electron quasi-fermi
level at source as a function of gate voltage for channel thicknesses of 3, 4
and 5 nm.(a) first degenerate level ET
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Fig. 5: Mobile charge density with respect to the effective gate to source
voltage for different channel thicknesses of 3, 4, and 5 nm (a) linear scale and
(b) semi-log scales. Solid lines: proposed model. symbols: TCAD simulation.
confinements is the summation of (6) and (9), given by
ETk,nx,ny = Ek,nx,ny + E
p
ny,nx
. (10)
The term of ETk,nx,ny is measured from the reference of the
surface electron energy −qψs as shown in Fig. 2(d). Total
semiconductor charge density per unit length in the nanowire
is the sum of fixed charges and mobile charges:
Qsc = Qm +Qfix, (11)
where Qfix = qNDT
2
sc represents the fix charge density per
unit length and Qm is corresponding to the mobile charge
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Fig. 6: Drain current for channel thickness of 3, 4, and 5 nm versus VGS
for VDS = 0.1 V (a) linear and (b) semi-log scales. Solid lines: proposed
model. symbols: TCAD simulation.
density which can be written by using Fermi integral in order
of − 1
2
as function of ∆V :
Qm = −
2∑
k=1
qDOSkF− 1
2
(
−
η
KBT
)
, (12)
where η is the distance between the sub-band level and
electron quasi-Fermi level in the channel, i.e qVch, the latter
varies from 0 at source to −qVDS at the drain, therefore,
η = ETk,nx,ny − qψs + qVch, (13)
and DoSk = gk
√
2m∗
k
KBT
~2pi2
is one dimensional (1D) effective
density of states in nanowire cross section and gk is the
degeneracy factor, (g1, g2) = (4, 2) for the first sub-band. For
a given bias point, (5) and (10) describe the surface potential
ψs and sub-band energy, E
T
k,nx,ny
, as a function of ∆V .
Replacing Qsc from (2) and Qm from (12) into (11), a single
charge-based equation is solved semi-analytically to obtain the
electron energy level, potential profile, and charge density. Fig.
3 shows the surface and center potentials and∆V as a function
of VGS . In depletion mode (for small value of VGS −∆φms),
the mobile charge density is almost negligible, therefore ∆V
is equal to −qNDT
2
sc/(8εsi), and the channel center potential
becomes higher than the surface potential, causing an electrical
confinement of the carriers wave-function into discrete 2D sub-
bands, which enhances the geometrical 2D confinement in the
channel. By increasing (VGS toward the VFB this electrical
confinement is relaxed. Fig. 4(a) and 4(b) shows degenerate
energy levels for the first sub-band (nx, ny) = (1, 1) versus
VGS for various channel thickness (Tsc = 3, 4, 5 nm). This
figure clearly shows that the electrical confinement is relaxed
by increasing the gate voltage up to the flat-band potential.
Fig. 5 represents the mobile charge density versus the effective
gate voltage for different channel thicknesses i.e. Tsc = 3− 5
nm calculated from the proposed model and verified by two-
dimensional TCAD simulations results.
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Fig. 7: Drain current for channel thickness of 3, 4, 5 nm as a function of
VGS for VDS = 0.7 V (a) linear scale and (b) semi-log scale. Solid lines:
proposed model. symbols: TCAD simulation.
IV. DERIVATION OF THE DRAIN CURRENT
As in [9], relying on the drift-diffusion transportation model,
we propose to calculate the drain current, given by:
IDS = −
µq
LG
ηD∫
ηS
QmdVch (14)
where µ is the free carrier mobility. We intentionally assume
a constant mobility to focus on the essentials of electrostatics.
Here, ηS = E
T
k,nx,ny
− qψs and ηD = E
T
k,nx,ny
+ qVDS −
qψs represent the differences between the sub-band and quasi-
Fermi levels at the source and drain sides. Replacing (12) into
(14), and applying the chain rule for dVch, we can write:
IDS =
µ
LG
2∑
K=1
qDoSK
ηD∫
ηS
F
−
1
2
(
−
η
KBT
)
dVch
dη
dη. (15)
The term of dVch/dη is obtained from the definition of η as:
dη
dVch
= q
[
1 +
dψs
dVch
(
dETk,nx,ny
dψs
− 1
)]
. (16)
Replacing ∆V from (2) into (5), we can write: VGS −
∆φms − ψs = −Qsc/βεox, where β = 24εsi/(εox − 6εsi).
Differentiating both sides of this relationship with respect to
the Vch we get:
dψs
dVch
=
1
βεox
dQm
dVch
. (17)
Next, applying the chain rule, dETk,nx,ny/dψs is obtained as
follows
dETk,nx,ny
dψs
=
dETk,nx,ny
d∆V
d∆V
dψs
. (18)
Using (5) and (10) we can express (18) by
dETk,nx,ny
dψs
= 2
(
1
3
+
1
n2pi2
)(
1
3
− 2
Csi
Cox
)
−1
= a. (19)
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Now we can rewrite (16) based on (17) and (19) as follows
dη
dVch
= q
[
1 + (a− 1)
(
1
βεox
dQm
dVch
)]
. (20)
Replacing derivative of Qm with respect to Vch from (12) into
(20) we have
dη
dVch
= q
[
1 + α
2∑
k=1
qDoSk
dF
−
1
2
(− η
KBT
)
dη
dη
dVch
]
, (21)
where α = (a− 1)/βεox taking into account (19) depends on
channel and oxide thickness, therefore dV ch/dη is given by
dVch
dη
=
[
1
q
− α
2∑
k=1
qDoSk
dF
−
1
2
(− η
KBT
)
dη
]
. (22)
Applying (22) into (15) we can obtain the drain current
IDS =
µ
LG
2∑
K=1
qDoSK
ηD∫
ηS
F
−
1
2
(
−
η
KBT
)
× dη
[
1
q
− α
2∑
k=1
qDoSk
dF
−
1
2
(− η
KBT
)
dη
]
.
(23)
Integrating (23) from source to drain we get
IDS =
µKBT
LG
2∑
k=1
DoSk
[
F 1
2
(−
η
KBT
)
]ηD
ηS
−
µα
2LG
2∑
k=1
q2DoS2k


(
F
−
1
2
(−
η
KBT
)
)2
ηD
ηS
,
(24)
Fig. 6 and Fig. 7 show the drain current versus the effective
gate voltage for low VDS (= 0.1 V) and high VDS ( = 0.7 V)
respectively, the length of the channel is LG = 1.2 µm to avoid
any short and narrow channel effects. The result predicted by
the model shows excellent agreement with TCAD simulations,
in both linear and saturation conditions for both charge deple-
tion and accumulation modes. This confirms validation of the
model under every operation regions.
Finally, it is worth mentioning that to derive the proposed
analytical model, few approximations have been made. First,
we assumed infinite quantum well with the first order pertur-
bation theory for sub-band energy estimation and we estimated
the potential distribution in channel cross-section by using the
parabolic approximation, besides, only the contribution of the
first sub-band has been considered in the drain current deriva-
tion. These approximations are valid for ultra-thin silicon
channel. Nevertheless, as Tsc increases above 6 nm, the mobile
charge density is distributed non-uniformly near the bound-
aries of the silicon channel and forms a triangular quantum
well, which causes a deviation from the pre-assumed parabolic
potential approximation and also affects sub-band energies.
Moreover, the contribution of higher sub-bands should not be
neglected due to the relaxation of geometrical confinement.
V. CONCLUSION
In this paper, we derived an analytical model to calculate the
two dimensional electrostatic potential distribution in ultra-thin
junctionless GAA nanowire FET with channel thickness in the
range of 3 to 6 nm. Relying on the drift-diffusion transporta-
tion model, we have proposed an analytical model to calculate
the drain current in ultra-thin junctionless GAA nanowire
FET. The model is valid in all regions of operation, from
deep depletion to accumulation and from linear to saturated
regimes, as confirmed from a detailed comparison with the
TCAD numerical simulations. The proposed model represents
an essential step toward dc analysis of circuits/sensors-based
on ultra-thin junctionless GAA nanowire FETs. This approach
can be further used to derive a full transcapacitances [10],
[11] equivalent circuit and short channel effects in ultra-thin
junctionless GAA nanowire FETs [12].
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